We have completed the migration of theses. Read here what changed!

CERN Accélérateur de science

Accueil > Presentations & Talks > Video Lectures

Video Lectures

Chercher dans 15,924 notices:
Conseils de recherche
Recherche avancée
Add to Search +
Derniers ajouts:
2025-05-22
13:48
Not yet available
 A Reconfigurable FPGA-Based ML Library for Kernel Methods / Alnaser, Yousef (speaker) (TU Chemnitz, Fraunhofer ENAS)
Kernel methods are fundamental in machine learning. They excel in regression, classification, and dimensionality reduction. [...]
2025 - 1703. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:48
Not yet available
 Chisel4ml: Generating Fast Implementations of Deeply Quantized Neural Networks using Chisel Generators / Vreča, Jure (speaker) (Jožef Stefan Institute)
Chisel4ml is a tool we developed for generating fast implementations of deeply quantized neural networks to FPGA devices. The tool is implemented in the Chisel Hardware Construction Language, and has a frontend in Python, to enable interfacing with neural network training libraries. [...]
2025 - 1596. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:41
Not yet available
 Distributed Arithmetic for Real-time Neural Networks on FPGAs / Sun, Chang (speaker) (California Institute of Technology (US))
Neural networks with a latency requirement at the order of $\mu$s, like the ones used at the CERN Large Hadron Colliders, are typically deployed on FPGAs fully unrolled. A bottleneck for deployment of such neural networks is area utilization, which is directly related to the constant matrix-vector multiplications (CMVM) performed in the networks. [...]
2025 - 1426. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:41
Not yet available
 Where Innovation Meets Reliability – FPGA based solutions by Trenz Electronic / Brünger, Thomas (speaker) (Trenz Electronic GmbH)
Trenz Electronic is a German based, leading provider of FPGA-based solutions with in-house manufacturing. This allows us to offer fast prototyping, high quality, and additional services like pre-programming, automated testing, and customized inspection routines. [...]
2025 - 1079. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:41
Not yet available
 A low latency Gated Recurrent Unit Implementation for the AMD Versal AI Engine / Sapkas, Michail (speaker) (Universita e INFN, Padova (IT))
Trying to modulate the RF cavity of a Synchrotron Light Source by leveraging Reinforcement Learning, resulted in a hardware implementation of the Gated Recurrent Unit (GRU) on the Versal AI Engine, by AMD Xilinx and extremely efficient in performing the main numerical operations needed by the model. RNNs have been designed to handle time series, and they are the perfect candidates to handle this kind of task. Although RNNs don't parallelize well, their ability to distill input and pass information into the hidden state, could be beneficial for real time control tasks. I will firstly introduce the AI Engine and its features. [...]
2025 - 1584. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:41
Not yet available
 Implementation of Time to Digital Converter on FPGA for high-resolution-performance in Particle Therapy applications / AMINI BARDPAREH, ARASH (speaker) (Politecnico di Torino)
Time-to-digital converters (TDCs) are essential for precise time measurements in several domains. FPGA-based TDCs are a flexible, low-cost, highly customizable alternative. [...]
2025 - 1498. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
13:41
Not yet available
 Exploring Linearity and Temperature Stability in Time-to-Digital Converters / Brazerol, Gian-Luca (speaker) (Ostschweizer Fachhochschule)
High-precision time measurements on the order of picoseconds ($10^{-12}$), as required in fluorescence lifetime microscopy and time-of-flight (ToF) applications, can be achieved using Time-to-Digital Converters (TDCs). Traditional timing methods rely on high-frequency clock counters, which become impractical for such small time intervals. [...]
2025 - 1820. FPGA Developers' Forum (FDF); 2nd FPGA Developers' Forum (FDF) meeting External links: Talk details; Event details In : 2nd FPGA Developers' Forum (FDF) meeting

Notice détaillée
2025-05-22
10:17
Not yet available
 Welcome / Lopienski, Sebastian (speaker) (CERN) ; Ferreira, Pedro (speaker) (CERN) ; Gonzalez Labrador, Hugo (speaker) (CERN) ; Ragozina, Elizaveta (speaker) (Massachusetts Inst. of Technology (US))
2025 - 213. IT Lightning Talks (ITLT); IT Lightning Talks: session #26 External links: Talk details; Event details In : IT Lightning Talks: session #26

Notice détaillée
2025-05-22
09:53
Not yet available
 Effective Field Theory Bootstrap / Elvang, Henriette (speaker) (University of Michigan)
2025 - 4039. TH institutes; Bootstrapping Amplitudes from Weak to Strong Coupling External links: Talk details; Event details In : Bootstrapping Amplitudes from Weak to Strong Coupling

Notice détaillée
2025-05-22
09:53
Not yet available
 Universal Constraints for Conformal Line Defects / Sever, Amit (speaker)
2025 - 3029. TH institutes; Bootstrapping Amplitudes from Weak to Strong Coupling External links: Talk details; Event details In : Bootstrapping Amplitudes from Weak to Strong Coupling

Notice détaillée